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Schottky-barrier profiUng techniques in semiconductors: 
Gate current and parasitic resistance effects 
o. C. Look 
University Research Center, Wright State University, Dayton, Ohio 45435 
(Received 2 March 1984; accepted for publication 20 July 1984) 
The theory for obtaining mobility and carrier concentration profiles by the Hall-effect, 
magnetoresistance, and capacitance-conductance methods is developed in the relaxation-time 
approximation. This theory is then applied to semiconductors in which a Schottky barrier is used 
to control a depletion region. Particular emphasis is given to field-effect transistor structures 
which are ideally suited for geometric magnetoresistance measurements. A unique feature of the 
present model is the correction for finite gate (Schottky-barrier) current, which can be very 
important under forward-gate-bias conditions. The ability to use forward-bias makes the near-
surface region more accessible. Also, parasitic resistance effects are treated. We apply these 
results to GaAs conducting layers formed by direct implantation of 4 X 10121 cm2, 100-ke V Si ions 
into Cr-doped GaAs. 
I. INTRODUCTION 
Thin-layer structures are usually characterized by their 
average mobilities and carrier concentrations, as obtained 
from surface Hall-effect and conductivity measurements. 
However, it is often necessary to know the detailed profiles 
of these quantities in order to predict device properties. For 
example, the pinch-off behavior of a field-effect transistor 
(FET) depends on the steepness of the carrier profile in the 
substrate-active-layer region. One way to get both carrier 
concentration and mobility profiles is by successively re-
moving very thin layers, and then performing conductivity 
and HalI-effect measurements at each step. 1 This method, 
however, has several disadvantages: (1) it is totally destruc-
tive, and the measurements cannot be repeated; (2) it is time 
consuming, and not easily automated; and (3) the layer remo-
val process (usually a chemical etch) is often not homogen-
eous across the surface of the sample, and thus measure-
ments in the high-resistivity tail of the profile are difficult if 
not impossible. All of the above difficulties are overcome by 
the Schottky-barrier techniques, in which actual layer remo-
val is replaced by depletion depth adjustment. 2--4 Such ad-
justment is accomplished by reverse-biasing the Schottky 
barrier with respect to a nearly Ohmic contact. For example, 
in n-type GaAs, it is convenient to evaporate a gold Schottky 
barrier over the surface of a Hall-bar or van der Pauw pat-
tern (avoiding the Ohmic contacts, of course) and reverse-
bias the Au layer. The maximum depletion depth is limited 
by breakdown at high reverse-bias voltages, although this 
problem is not severe in 10 17 -em - 3 GaAs, typical material 
for FETs. The minimum depth has usually been taken as the 
zero-bias depletion depth, about 0.1 Jim in the aforemen-
tioned material. (Note that the depletion from surface states 
in GaAs has about the same magnitude as that imposed by a 
Schottky barrier, so that the etch-step method is also limited 
in profiling close to the surface.) However, by forward-bias-
ing the Schottky barrier, it is possible to get closer to the 
surface, in fact, to about 0.05 Jim in 1017 -em -3 GaAs. The 
region between 0.05 and 0.10 p.m is quite important in direct-
implant GaAs FETs, since the concentration and implant-
damage profile peaks typically occur here. Unfortunately, in 
forward bias, gate current begins to flow and can cause se-
vere errors in mobility calculations. 
It is the purpose of this paper to develop a theoretical 
basis for profiling by three different techniques: (1) Hall ef-
fect, (2) geometrical magnetoresistance, and (3) capacitance-
conductance. The relationships between the various mea-
sured mobilities will be established in the relaxation-time 
approximation. Many of the results reported in this first sec-
tion will not be new, but have the advantage of being present-
ed in a unified framework. Then, a dc effective-circuit model 
will be developed to show how gate (Schottky-barrier) cur-
rent, and parasitic resistance, can be included in the analysis. 
Particular emphasis will be placed on the FET structure. 
Finally, the results win be applied to a FET-type GaAs layer 
formed by direct implantation of 4X 1012/cm2, lOO-keV Si 
ions into a Cr-doped, semi-insulating GaAs substrate. 
II. BULK TRANSPORT THEORY 
The current density in an isotropic, n-type semiconduc-
tor, with spherical equal-energy surfaces, is given by4 
J" = O'""E" + O'"yEy , 
Jy = O'y"E" + O'yyEy , 
where 
0'"" = O'yy = ne
2 
( r 2r )' m! 1 + {U 
O'xy = - O'yx = - ne
2 
( lUr2r )· m: 1 +lU 
(1) 
(2) 
(3) 
(4) 
Here, the O'ij are components of the conductivity tensor, Ei 
denotes the electric-field component in the itb direction, n is 
the electron concentration, e is the magnitude of the elec-
tronic charge, m! is the electron effective mass, ris the mean 
time between collisions, and lU = eB 1m:, where B is the 
strength of a magnetic field along the z axis. The brackets 
denote an average over energy. 
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A. Hall effect, physical magnetoresistance 
We first consider the geometry, shown in Fig. I(a), for 
Hall-effect and physical magnetoresistance measurements. 
The boundary condition is Jy = 0, so that, from Eq. (2), 
Ey = - Exayxlayy . The Hall coefficient is defined by 
E ayx r R= y = --, (5) 
JxB B axxayy - axyayx ne 
where the well-known Hall factor r is given by 
C +:zr) 
r= . 
(1 +:2r r +{U2( 1 +:zrr (6) 
For {U2r< 1, we simply have r = (r)/( 7)2. The Hall mobil.-
ity is defined by 
/i-H = I Ra I = (rlne)ne /i-con = r /i-con (7) 
where /i-con' the conductivity mobility, win be defined later. 
In this same approximation, by expanding the denomi-
nators in Eqs. (3) and (4) to order {U2r, we get 
Jx = (Uxx - uxy U
yx
) Ex, 
U yy 
~ ne2Ex [(7) _ {U2(~> _ (r)2)] 
m: (~ 
= ne
2
(7)Ex [1 _ e1B2 (r)2 (~)(7) _ 1)] 
m: m:2 (1')2 (7)2 
= ne
2
(r)Ex (1 _ e2(7)2 ,zB2s) 
m: m:2 
= ne /i-oon (1- r$ f.L~B2)E" 
= ne /i-con (1 - /i-~MR B 2 )E" , (8) 
where we have defined/i-con =e(7)lm:,/i-PMR = r$ 112 f.Lcon' 
and 
(9) 
Thus, we can determine (..lPMR from the relationship J x (B )I 
Jx (0) = 1 - /i-~MR B 2. The parameter $ is usually called the 
magneto resistance coefficient. 
"I/h---........ ----, 
(a) 
FIG. 1. (a) Hall-bar structure used in this study, drawn to scale, with 
b"w"", 30 f.lm. The dotted lines denote the Schottky-barrier gate. Current 
directions refer 10 electron flow. (b) Typical FET structure used in this 
study, not drawn to scale. For the "fat" PET, /"",50 f.lm, w"",4QO f.lm, and 
0"",0.1 f.lm. The bottom part of (b) is a cross-sectional view of the region 
under the gate. 
378 J. Appl. Phys., Vol. 57, No.2, 15 January 1985 
6. Geometrical magnetoresistance 
We next consider the geometry shown in Fig. l(b), in 
which it is apparent that the Hall field Ey is effectively short-
ed out, i.e., Ey = O. Then, to first order in oir, Eq. (1) be-
comes 
Jx =uxxEx 
ne2 
= - «1") - (U2(?»E 
• x 
m" 
= ne2 (7) (1- (?) e2(7)2 B2)E m: (7)3 m:2 x 
= ne /i-con [1 - r(5 + l)#;'n B 21Ex 
= ne /i-con (1 - /i-~MR B 2)Ex, (10) 
where /i-OMR = r(5 + 1 )1/2/i-con. For the GaAs material con-
sidered in this study, r is almost independent of energy 
through much of the layer because of the nearly degenerate 
electron concentration. Then, f.LOMR ~H ~con' and 
/i-PMR :::::0. However, the "tail" of the electron profile is no 
longer degenerate so that these approximations do not hold 
in this region. 
m. PROFiliNG THEORY 
We consider the geometries shown in Fig.!. For the 
FET-like structure, Fig. lib), electron current flows from the 
source to the drain, which is positively biased at VSD ' but the 
gate may also draw current, especially when VSG denotes a 
relatively high, positive bias (say, O.S-D.6 V). In Fig. lIb), the 
region under the Schottky-barrier gate is depicted in an ex-
panded, cross-sectional view. A certain region und.er the 
gate, of depth z, is depleted of electrons, due to the Schottky-
barrier surface potential, VSG + Vb;' where Vb;, the "built-
in" potential, is about - 0.75 V, in GaAs.5 For example, 
when n~1017 cm- 3 in GaAs, z:::::O.1 f.Lm for VSG = O. In 
order that z be uniform along the length of the gate, we re-
quire that VSD <21 VSG + Vb; I·lfwedecrease VSG by ~ VSG ' 
then z will increase by .:lz. We assume that the conductive 
layer ends abruptly atz = a. The total currents will be given 
by integrals over thin sheets of current, from z to 0, with each 
sheet assumed to have uniform electrical properties. Thus, 
from Eqs. (I) and (2), 
Ix(VsG) = w(e,,(VSG)[ u",,(s)ds + EY(VSG)[ UXy(s)ds). (11) 
Iy(VsG) = w( Ex (VSG)[ uyx(s)ds + Ey(VsG)[ Uyy(s)ds), (12) 
where each sheet has width wand depth ds, and where Ix is 
the total current actually fl.owing under the depletion region. 
(Note that Ix #=Is #=ID' unless IG = O. This topic will be 
discussed later.) The electric fields are assumed uniform, i.e., 
Ex = Vx II, and Ey = Vy Iw, where w and I are defined in 
Figs. l(a) and l(b), for the HaH-bar and PET structures, re-
spectively, 
In some experiments, VSD is held constant and, in other 
experiments, Is or I D' Thus, we shall present the results in a 
way which will include both the constant-current and con-
stant-voltage cases. Also, we will defer the treatment of para-
sitic resistances until the next section. 
It is convenient to solve Eqs. (11) and (12) and set up a 
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general profiling model before imposing any boundary con-
dition. By using the relationship u xy = - uyx ' we get 
f Ix/wE", + IyEy/wE; u (s)ds = ==a, z xx 1 +E;/E; (13) 
[ )d 
IxEy/wE; - Iy/wE", -R 
u (s S = =p. 
z xy 1 +E;/E;' 
(14) 
Then, 
Aa==a( VSG + A VSG ) - a( VSG ) 
= f uxx(s)ds - r uxx(s)ds 
Z+4z Jz 
= r uxx(s)ds = -Azuxx(z) 
Jz + <1z 
= - Az [ ne Peon - ne p!o.. r(t + 1)B 2] . (15) 
A{3==fJ(VsG + AVsG ) -{3(VSG) = -Azuxy(z) 
= - Az [ - neP~on rB ], (16) 
where Eqs. (3) and (4) have been expanded toorderlt/r, and 
Peon' r, and 5 have been defined earlier. Equations (15) and 
(16) then yield 
a1Z)=nefleon = - Aaol Az, 
1 A{3 
PH =r fleon = - - --, 
B Aao 
B (Aa)2 
nH(z)==n/r = _ 0, 
e (Az)(A{3) 
.. If;- 1/2 1 (1 Aa )112 
POMR (z)=, I!> + I) fleon = B - L1a
o 
' 
(17) 
(18) 
(19) 
(20) 
where the subscript zero denotes a measurement at B = O. 
A. GMR profiling 
Because of the high aspect ratio w/l the Hall field Ey is 
effectively shorted by the source and drain contacts in the 
FET structure [Fig. lIb)]. Then 
a = Ix1wEx =lIx/wVx = (a-z)/Pav' 
so that 
12l) 
(22) 
where Pay is the average resistivity of the remaining (unde-
pleted) layer. If Vx is he:!d constant, then we can also write 
POMR(Z)=- 1--- , I ( gm )112 
B gmO 
(23) 
where gm ==..AIx /.1 VSG ' the transconductance. Equation 
(23) is the form used by Jay and Wallis.6 
B. Haii-effect profiling 
For the Hall-etfect structure, Fig. 1(a), we can impose 
the condition Iy = O. Then 
(a - z)/Pav 
1 2 B 2 ' +PHav 
(24) 
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and 
IxEy/wE; PIx Vy/X2V; 
{3 = 1 + E;/E; = 1 + [ZV;/W2V; 
(a - Z)PHavB /Pav 
1 +p'iuvB2 
o{Z)= __ l_A(IxO/VxO) = __ (a_-_z_) All/Poav), 
wAz Az 
1 A [l2Ix Vy/wZV;(1 + PV;/wZV;)] 
PHIz) = - Ii A (lIxO/wVxO) 
A [PHav/Pav(1 +p'iuvB2)] A (PHaJPav) 
~- ~-,
A (lIPoav) A (llpoav) 
B [A (lIx01wVxOW 
nH(z) = eAz A reIx Vyfw2V;'(1 + l2V;/W2V;)] 
(a -z) [A (l/pOav)] 2 
=~ A [PHaJPav(1 +ptavB2)]2 
(a -z) [A (l/pOav)]Z 
"----"--..:........:---=--
- eAz A (PHaJPav) 
(25) 
(26) 
(27) 
(28) 
The final approximate forms of Eqs. (27) and (28) should be 
good enough for most purposes, since the whole analysis 
breaks down anyway unlessfl2B2.(1. 
C. Capacitance-conductance profiling 
The Schottky-barrier gate of Fig. lIb) win have a capaci-
tance C given by 
C = £A /z, (29) 
where E is the low-frequency dielectric constant, and A ~wl 
is the area of the capacitor. It may be shown, in the abrupt-
junction approximation, that3 
1 C 3 
n(z) = 2 (30) 
EeA (dC /dVsG ) 
By combining Eqs. (26) and (30). we get 
EewA (IxO/VxOJ dC 
Pee/z) =Pcon{z)=o{z)/en(z) = - 3 --. 
C Az dVsG 
(31) 
From Eq. (29) we get Az = - (EA /Cz)(dC /dVsG)A VSG so 
that, if V xO is constant with change in VSG , 
f2 AIxO e 
Pec!z) = CV xO L1 VSG = CV xO gm' (32) 
wheregm is the transconductance, defined earlier. Equation 
(32) was first derived by Hsu and Scott.7 Either this equation 
or the previous one may be used to determine Pee (z). Note 
that the capacitance-conductance method gives the conduc-
tivity mobility directly. Corrections to AI xO due to finite gate 
current and parasitic resistances will be given in the next 
section. 
D. Gate-current and parasitic resistance effects 
The quantities Ix, Vx , and Vy referred to in the previous 
section denote the current and voltage drop in the conduc-
tive layer (channel) under the depletion region. The quanti-
ties actually measured, however, are somewhat different. 
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For the FET structure, Fig. I(b), we can measure only VSG ' 
VSD ' Is, I D, and IG, while for the Hall-effect structure, we 
can additionally measure Vx and Vy because of the side 
arms, which carry no current. By use of a detailed effective-
circuit analysis, published elsewhere,8 it can be shown that 
the average channel current is approximately given by 
Is + ID IG eVSD 
Ixavg==ISDG = 2 -"""2 J(a), a = 2kT' (33) 
where J(a) = cotha - a -I, and the total channel voltage 
can be written 
Vx = VSD - IsDR p, (34) 
where ISD = (Is + I D )/2, and Rp is the parasitic resistance, 
including contact, access, and ammeter resistances. [The 
"a" in Eq. (33) should not be confused with the "a" in Eq. 
(13).] It is assumed that the structure is symmetric, so that 
the parasitic contribution on the source side is identical to 
that on the drain side. Also, Eq. (33) is derived under the 
constant-electric-field approximation, already made for the 
profiling theory. Such an approximation is justified for pur-
poses of this calculation if the term involvingIG in Eq. (33) is 
only corrective, i.e., if IG J(a)/2<IsD' The quantity J(a) is 
plotted in Fig. 2. As can be seen, if VSD S 50 mY, thenJ(a)/ 
2S0.15, andIGJ(a)/2<IsD' even if IG~sD' Usually, the 
GMR signal-to-noise ratio is quite good for VSD ~ 10-50 
mY. 
lfit is also true that.::l (IGJ(a)/2)<AIsD' then we can 
show that, for the GMR case, with VSD constant, 
.::l (IJVx) .::lIsDG(B) R }(B) R ~(O) ------
.::l (IxIVx)o .::lIsDG(O) R }(O) R ~(B) 
.J.IsDG(B) R }(B) 
= --------
.:1IsDG(O) R }(O) 1 + fL;vg B 2 
.&1 (B) 
= SDG F(B), 
..::1IsDG (O) 
(35) 
10 
09 
g(o) 
08 
flo) 
0.7 
06 
0 
0; 
05 
g 
04 
03 
02 
01 Vso(mV) at 296' K 
50 100 150 200 300 400 
0 2 3 4 5 6 7 8 9 
0-
FIG. 2. Quantities/(a) = (cotha - a-') and g(a) = (cotha - sinh-Ia) vs 
a, and vs VsD ==2kTa. 
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where R T = R c + R p ~ VSD II SD' and fLavg is an average 
channel mobility as defined in Ref. 8. Here R c , R p, and R T 
are the channel, parasitic, and total resistances, respectively. 
For Rp<Re,F(B )~1, but ifnot, an iterative procedure can 
beusedtodetermineF(B )ateachgatevoltage(seeRef. 8). We 
will show later, by a direct method, that F (B) is close to unity 
for samples such as the ones discussed in this report, al-
though a rapidly varying fLGMR might require further consi-
deration of this term. Thus, in most cases, we can write Eq. 
(22) as 
1 ( .:1IsDG(B ))112 
IlGMR(Z) = B 1- ..::1IsDG(O) , (36) 
where I SDG is defined in Eq. (33). Note that a typical VSD ' in 
practice, is about 30 mY, which leads to a~0.6,J(a)~0.2. 
Thus, I G J(a)/2~O.l I G' 
For the capacitance-conductance (CC) profiling meth-
od, the considerations are basically the same as those given 
above for the GMR method. Equation (31) involves.::l (IxQl 
V xQ ), and if I G J(a)l2<I SD and.J. [Ia J(a)l2]<.J.I SD, then 
..::11 R2 
.:1 (IxQIVxQ)~~~' 
VSD R ~o 
(37) 
whereR T =Rc +Rp and ISDG = (Is +IDJ/2-IGJ(a)1 
2. Then, 
d 3W de .:1IsDG R}o 
IlcdZ) = --------- (38) 
C 3..::1z dVSG VSD R ~o . 
This form of the parasitic-resistance correction was derived 
by Pucel and Krumm.9 However, an important limitation in 
the accuracy of the CC mobility is its dependence upon ca-
pacitance measurements, which suffer if the series resistance 
is too high 10 or if the impurity profile is too abrupt. 11 Also, 
the effects of gate current upon C-V measurements have not 
been treated, although the charge-storage capacitance 
should be small for a Schottky-barrier deviceY The GMR 
mobility suffers from no such limitations although, of 
course, the depth z is determined from capacitance measure-
ments in both cases. 
For the Hall-bar geometry, the situation is somewhat 
different. First of aU, parasitic resistances are not important 
because two side arms, dose to the middle of the sample, are 
used to measure the paraneI voltage drop. Secondly, the per-
pendicular (Hall.) voltage is also measured at the middle of 
the sample, so that it is the current near the middle, not the 
average current, that is important. As before, if the electric 
field in the channel. is constant, then by using the techniques 
of Ref. 8 it can be shown 13 that the current at midchannd is 
IG eVSD 
Ixm.id = ISD - """2g(a), a = 2kT' (39) 
where ISD = (Is + ID)/2, and g(a) = cotha - sinh-I a. 
Thus, for the Hall.-effect formulas, Eqs. (26H28), we directly 
measure Vx and Vy ' and determine Ix from Eq. (37). The 
quantity g{a) is plotted in Fig. 2. 
Unfortunately, the Hall-bar geometry with its long nar-
row gate, can lead to relatively high ratios of IGIIsD and 
.J.IGIAIsD at low source-drain voltages and high forward-
bias gate voltages, say VSD ~30 mV and VSG ~ 0.5 V. This 
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problem can be circumvented by going to higher VSD , but 
then the restriction VSD <2jVsG - 0.75 VI may be violated, 
so that the depletion layer is not of uniform thickness. Basi-
cally, as with the GMR case, we should worry about the 
approximation of constant electric field when the corrective 
terms are large, i.e., when/Gg(a)/2=lsD orwhen..1 (/Gg(a)l 
2)~/sD' Note that g(a) > f(a) for all a so that the Hall-
effect case involves larger gate-current corrections than the 
GMRcase. 
IV. RESULTS AND DISCUSSION 
A FET-type active layer (n=10 17 cm-3 ) was formed in 
a Cr-doped, semi-insulating GaAs wafer by direct implanta-
tion of 4 X 1012/cm2, lOO-keV Si ions, with subsequent cap-
ping and annealing for activation. A test pattern, containing 
a gated Hall bar, as wen as several FET geometries, was 
fabricated onto this wafer. A separate "fat" FET, isolated 
from the other devices, was used for simultaneous C-V mea-
surements, so that n and z were always determined along 
with the mobilities. The entire experiment was performed 
automatically with a PDP-I1-03 computer. 
The currents Is and 1 D were measured by switching a 
Keithley 619 ammeter between source and drain circuits. 
The gate current 1 G was determined either from the relation-
ship 1 G = Is - 1 D' or from a separate ammeter in the gate 
circuit. The highest source-gate voltage employed was about 
0.6 V, which limited the acceptable source-drain voltages to 
VSD <21 VSG - 0.75 YI=300mY, in order to keepz relative-
ly constant over the channe11ength. 
A. Gate-current corrections 
We consider the GMR-mobility data, shown in Fig. 3. 
A fat FET, with a 50 X 4OO-,um gate, was used for these mea-
surements. The voltages were VSD = 30 mY, VSG = - 1.2-
0.53 Y. At VSG = 0.53 Y, thecurrentswere/sD =79,uAand 
1 G =46 ,uA, so that 1 G was an appreciable fraction of 1 SD . 
Since a=0.6, andf(a)=0.2, the quantity 1 G f(a)l2 was less 
10 11 
8 8000 
6 6000 0-41 , 
'" , ::> \ 
4 4000 "- \ E \ 
£ \ 
::I. \ 
\ 
2 2000 \ 
IJ'S~ 
\ 
\ 
;;- \ 
E 
\ 
10" \ 
£ \ c: 8 \ 
6 
\ 
\ 
\ 
"-
4 "- "-
"-
"-
"-
"- , , 
2- "-
VSG(V) 
0.6 04 0 ·04 ·08 ·10 ·11 
10" 
0 0.1 02 0.3 
Depletion Depth IlJm) 
FIG. 3. Mobility (GMR) and carrier-concentration (C- V) profiles of an ac-
tive layer fonned by a 4x 1012-cm- 2, WO-keY Si implantation in GaAs. 
The }l-SDG curve is corrected for gate current, while the }l-S and n curves 
are not. 
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than5,uA,onlya6% correctiontolsD ' However,..1 (/G f(a)1 
2) was comparable to ..1/sD , due to the large values of ..1/GI 
..1 VSG at these gate biases. (At VSG = 0.42 Y, IG was down 
by an order of magnitude.) Note that the depletion depth at 
VSG = + 0.53 V is 0.087 ,urn, while the depletion depth at 
VSG = 0 is about 0.16 ,urn. Thus, the use of forward bias has 
made possible the obtaining of information much closer to 
the surface, including the important implantation-peak re-
gion (about 0.08 ,urn) in this case. The curve designated,u-
SDG in Fig. 3 is corrected according to Eq. (36), while the 
curve designated ,u-S uses only the source current, with no 
correction for gate current. As can be seen, the correction to 
the mobility profile is considerable. Smaller FETs, on the 
same chip, give basically similar (within 10--15%) corrected 
mobility profiles, although the uncorrected profiles are 
much different. These results, as well as other data presented 
in Ref. 8, confirm the general correctness of the gate-current 
corrections, as given by Eq. (36). Note that certain regions of 
the C- V data in Fig. 3 may not be accurate due to abrupt-
profile effects. \) However, series-resistance effects 10 should 
not be important since wRC < 0.1 everywhere. 
B. Parasitic-resistance corrections 
In this section we will show by a direct method that the 
parasitic-resistance effects are quite small for the GMR 
method, and quite large for the CC method, at least for our 
material and test structures. To carry out this procedure, it is 
necessary to be able to separate Rr into its components Re 
and R p. Such a separation is difficult for the fat FET so it is 
necessary to employ two other structures on the test pattern, 
namely a 4X 100-,um FET and a lOX 100-,um FET, which 
have identical contact geometries and identical source-gate 
and gate-drain spacings. Thus, Rp should be the same for 
these two devices. By writing Rr = Rp + Re = Rp + Ire, 
where r e is the channel resistance per unit length and I is the 
gate length, it is easy to show that Rp = (SR T4 - 2R Tlo )/3 
where, for example, R T4 is the total resistance of the 4-,um 
device. 
Plots of R p and Revs gate bias for the 10-,um device are 
shown in Fig. 4, for B = O. Here Rr is calculated from VSD 
and 1 SD (R r = VSD II SD ) for each device, R p is found from 
the relationship derived above, and Rc = Rr - Rp. It is 
seen that Rp is nearly constant (135 ± IS {J) over a large 
range of gate bias, while Re changes by a factor 5 over the 
same range. For VSG < - 1.3 Y it is difficult to get an accu-
rate value of R p, since Rp <Re in this region. The observed 
behavior of Rp and Rc is exactly what we expect from our 
simple model and gives confidence that our separation pro-
cedure is credible. 
With the knowledge of RTf Rc VS VSG ' we can correct 
theCC profile, as shown in Eq. (38). These corrections can be 
very large for our 10-,um MESFET structure, ranging from 
1.0, for VSG < - 1.4 Y, to 2.3 at VSG = 0 Y. The corrected 
and uncorrected ,uee profiles are shown in Fig. 5. Forward-
bias results are not shown because the n-curve dip in this 
region (cf. Fig. 3) may be artificial. The capacitance per unit 
area of the lO-,um device was virtually the same as that for 
the fat FET. It is clearly seen that unless the test structure 
has RpIRr<l, the CC method is quite inaccurate, except 
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FIG. 4. Channel and parasitic resistances as a function of gate voltage for a 
lOX 1000,um MESFETon the same wafer as the fat FET shown in Fig. 3. 
The source-drain voltage is 40 mY. 
near pinch-off, and even then series resistance can cause the 
results to be questionable. 
We now turn to the GMR case. Here, only the magnet-
ic-field dependence of the ratio R T / R c is important, as seen 
from Eq. (35). This dependence was checked at 10 kG, the 
same field as that used for the POMR measurements, and it 
was found that F(B) ranged from 1.008 to 0.982, as VSG 
ranged from 0.5 to - 1.4 V. The corrections to PGMR are 
less than 4.7% over the entire profile, as shown in Fig. 5. It is 
interesting that Jay and Wallis6 also report parasitic-resis-
tance effects of less than 5%. Thus, parasitic-resistance ef-
fects do not seem to be very important in the GMR method, 
either for the sample studied here or for a wide variety of 
other samples that we and others6 have tested. However, this 
situation may not hold for a sample which has a very strong 
mobility variation. 
The Hall-mobility profile, also shown in Fig. 5, was 
measured on a device similar to that shown in Fig. I(a). Un-
fortunately, at low VSD ' signal-to-noise was poor and the 
corrections were very large. For example, even for a VSD of 
U 4 
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FIG. 5. Hall, GMR, and capacitance-conductance (CC) mobilities as a 
function of gate voltage. The GMR and CC data are from the same 
10 X 1000I-lm MESFET as that shown in Fig.4 . The dotted lines denote data 
COrrected for parasitic resistance effects. 
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100 mY, IG was larger than lSD' and.L1 (IGg(a)/2) was much 
larger than IJ.IsD , at VSG = 0.53 V. The data shown are for 
VSG = 300 mY, which gives.L1 !/G g(a)/2)::::::~.:HSD at about 
VSG ~0.55 V. The Hall-bar geometry, shown to scale in Fig. 
l(a) (1~w~30 pm), is not ideal because of the width of the 
side arms (lOpm). Another geometry is now being d.esigned, 
and will be tested soon. 
It is interesting to compare the corrected Hall, GMR, 
and CC mobility profiles, shown in Fig. 5. All three methods 
give a rather fiat profile at depths greater than 0.2 pm. The 
difference in absolute magnitudes should perhaps not be 
considered significant, given the nonideal designs involved. 
In fact, the corrected CC profile is quite similar to the GMR 
profile over its entire range, except for being lower by 15-
20%. The downward turn of the GMR and CC mobilities at 
depths less than 0.15 pm is not unexpected since the implant-
ed-ion concentration and damage are peaking in this range. 
Again, the Hall mobility data in this region are almost cer-
tainly inaccurate because of the high VSD which was neces-
sary to get a reasonable signal-to-noise ratio at forward bias. 
However, it should be noted that the only totally unreason-
able mobility values shown in Fig. 5 are those from the un-
corrected CC technique, in the zero-bias region. Therefore, 
those using this technique should make sure that either the 
parasitic resistance of their test structure is negligible, or it is 
easily measurable. Otherwise, the results could be quite mis-
leading. 
In summary, we have developed a theoretical frame-
work for determining mobility profiles by the Hall-effect, 
geometric-magnetoresistance, and capacitance-conduc-
tance techniques. Our treatment includes finite gate-current 
effects, which allow the extraction of data much closer to the 
surface than was possible before, and parasitic-resistance ef-
fects. From a practical point of view, the GMR technique 
seems to have advantages over the other two, because the 
Hall method is harder to implement, and the CC method is 
fraught with inaccuracies, some inherent, and some perhaps 
due to our particular design structure. 
ACKNOWLEDGMENTS 
We wish to thank T. Cooper for the device measure-
ments, J. Ehret for the ion implantation, A. Ezis for the de-
vice fabrication, L. Horn for the device bonding, D. E. John-
son for technical assistance, and J. Rueger for typing the 
manuscript. This work was performed at the Avionics Labo-
ratory, Wright-Patterson Air Force Base, Ohio, under Unit-
ed States Air Force Contract F33615-81-C-1406 and 
F33615-84--C-1423. 
lSee, for example, J. W. Mayer, O. J. Marsh. G. A. Shifrin, and R. Baron, 
Can.J. Phys. 45, 4073 (1967); T. Ambridge and C. J. Allen, Electron. Lett. 
15, 648 (1979). 
2A. C. lpri, Appl. Phys. Lett. 20, 1 (1972). 
3 A good discussion o( profiling techniques and apparatus can be found in 
the monograph of H. H. Wieder, Laboratory Notes on Electrical and 001-
uanomagnetic Measurements (Elsevier, New York. 1979). Chap. 6. 
D.C. Look 382 
Downloaded 25 Sep 2012 to 130.108.121.217. Redistribution subject to AIP license or copyright; see http://jap.aip.org/about/rights_and_permissions
"See. for example, D. C. Look in Semiconductors and Semimetals. edited by 
R. K. Willardsonand A. C. Beer (Academic. New York, 1983). Vol. 19. p. 
127ft". 
'H. Fukui. Bell Syst. Tech. J. 58. 771 (1979). See table on p. 785. 
6p. R. Jay and R. H. Wallis. IEEE Electron Devices Lett. EDL-l. 265 
(1981). 
7S. T. Hsu and J. H. Scott, RCA Rev. 36. 240 (1975). 
80. C. Look and T. A. Cooper (to be published in Solid State Electron.). 
383 J. Appl. Phys .• Vol. 57. No.2. 15 January 1985 
"R. A. Pucel and C. F. Krumm. Electron. Lett. 12. 240 (1976). 
IOSee. for example. J. O. Wiley and G. L. Miller, IEEE Trans. Electron 
Devices ED·ll. 265 (1975). 
IIW. T. Johnson and P. T. Panousis. IEEE Trans. Electron Devices ED-18. 
965 (1971). 
12B. G. Streetman, Solid State Electronic Devices (Prentice.Hall, Englewood 
Clitrs, New Jersey. 1980). pp. 175-176. 189. 
130. C. Look (unpublished). 
D.C. Look 383 
Downloaded 25 Sep 2012 to 130.108.121.217. Redistribution subject to AIP license or copyright; see http://jap.aip.org/about/rights_and_permissions
